

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 789 346 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
13.08.1997 Bulletin 1997/33

(51) Int. Cl.<sup>6</sup>: G09G 3/36

(21) Application number: 97101547.4

(22) Date of filing: 31.01.1997

(84) Designated Contracting States:  
DE FR GB NL

(30) Priority: 09.02.1996 JP 24389/96

(71) Applicant: HOSIDEN CORPORATION  
Yao-shi Osaka (JP)

(72) Inventors:  
• Yasui, Masaru  
Nishi-ku, Kobe-shi, Hyogo (JP)


• Hanzawa, Kenji  
Tarumi-ku, Kobe-shi, Hyogo (JP)  
• Hori, Yuko  
Nishi-ku, Kobe-shi, Hyogo (JP)

(74) Representative: Hoffmann, Eckart, Dipl.-Ing.  
Patentanwalt,  
Bahnhofstrasse 103  
82166 Gräfelfing (DE)

### (54) Liquid crystal display device with stabilized common potential

(57) In a common potential stabilizing active matrix liquid crystal display device, the common potential is detected via a common potential detecting terminal provided at the perimeter of the common electrode, the detected potential is compared with a reference potential and the difference is amplified by an amplifier and is negatively fed back to a common potential supply terminal provided at the perimeter of the common electrode.

FIG.3



EP 0 789 346 A1

BEST AVAILABLE COPY

## Description

## BACKGROUND OF THE INVENTION

5 The present invention relates to an active matrix liquid crystal display device using thin film transistors which is employed as a display for aircraft, computers, information terminal equipment and so forth and, more particularly, to an active matrix liquid crystal display device with a stabilized common electrode potential.

10 In Fig. 1 there is schematically shown the configuration of an active matrix liquid crystal display (hereinafter referred to as an LCD) using thin film transistors (hereinafter referred to as TFTs) as switching elements. Reference numerals 11 and 12 denote transparent substrates opposing each other. The substrate 11 is called an array substrate and the substrate 12 a common substrate. As is well-known in the art, the array substrate 11 has gate lines  $Y_1, Y_2, \dots, Y_m$  and source lines  $X_1, X_2, \dots, X_n$  formed thereon in rows and columns and at least one TFT 3 as a switching element and a transparent pixel electrode 4 formed in each of areas (pixel areas) defined by the gate and source lines  $Y_1, Y_2, \dots, Y_m$  and  $X_1, X_2, \dots, X_n$ . The common substrate 12 has a common electrode 5 coated almost all over its inner surface. The substrates 11 and 12 are separated by liquid crystal sealed therebetween to form an active matrix LCD panel 10.

15 In the example of Fig. 1 each pixel area has one TFT 3, which has its source and gate connected to source and gate lines  $X_i$  and  $Y_j$  corresponding thereto and its drain connected to the pixel electrode 4. The source lines  $X_1$  to  $X_n$  are connected to a source driver 22 and the gate lines  $Y_1$  to  $Y_m$  a gate driver 23; the scanning by the source and gate drivers 22 and 23 is placed under the control of a control circuit 24. A graphic controller 21 provides an image data signal  $D_S$  to the source driver 22 and a synchronizing signal SYN containing horizontal and vertical synchronizing signals Hsyn and Vsyn to the control circuit 24. Based on the synchronizing signal SYN fed thereto from the graphic controller 21, the control circuit 24 generates a plurality of control signal Ssyn for the source driver 22 and a plurality of control signals Gsyn for the gate driver 23 and provides them to the source and gate drivers 22 and 23, respectively. A voltage source circuit 25 supplies in advance the source driver 22 with a plurality of predetermined source voltages VS and the gate driver 23 with a predetermined gate voltage VG. Further, the voltage source circuit 25 feeds a common voltage VCo to a plurality of points around the perimeter of the common electrode 5, although only a feed point 5A is shown in Fig. 1. The source driver 22 selects one of the source voltages VS in accordance with the image data signal  $D_S$  fed thereto upon each application of the horizontal synchronizing signal Hsyn and, in response to the vertical synchronizing signal Vsyn, the source driver 22 provides the source voltages, which it has held so far, as pixel voltages to the source lines  $X_1$  through  $X_n$  at the same time. The gate driver 23 sequentially selects the gate lines  $Y_1$  to  $Y_m$  in synchronization with the vertical synchronizing signal Vsyn and provides the gate voltages VG to the selected gate lines, respectively. In this way, the TFTs 3 arranged in matrix form are turned ON for each selected gate line and during the ON period of the TFTs 3 the pixel voltages from the source driver 22 charge pixel capacitances C formed between the respective pixel electrodes 4 and the common electrode 5 through the TFTs 3 held in the ON state. Such a basic configuration is now used in ordinary active matrix LCDs.

20 Referring next to Fig. 2, a method for driving the active matrix LCD of Fig. 1 will be described. In Fig. 2 Rows A, B and C show gate control signals  $V_{YA}, V_{YB}, V_{YC}, \dots$  which are sequentially fed from the gate driver 23 to the gate lines  $Y_1, Y_2, Y_3, \dots$  in synchronization with the vertical synchronizing signal Vsyn. One period  $T_v$  of each of the gate control signals  $V_{YA}, V_{YB}, V_{YC}, \dots$  corresponds to one frame period and the H-logic period  $T_H$  of the gate control signal  $V_Y$  corresponds to one horizontal scanning period.

25 Upon application of the gate control signal  $V_{YA}$  to the gate line  $Y_1$ , for instance, the TFTs 3 connected to the gate line  $Y_1$  are all turned ON. In this state the pixel voltages are simultaneously applied from the source driver 22 to the source lines  $X_1, X_2, X_3, \dots, X_n$  to provide via each TFT 3 to the pixel electrode 4 the pixel voltage for determining the luminance of each pixel. In Fig. 2 Row D,  $V_a$  shows a typical pixel voltage that is fed to one of the TFTs 3 connected to the gate line  $Y_1$ ; similarly  $V_b$  and  $V_c$  each show a typical pixel voltage that is applied to one of the TFTs 3 connected to the gate lines  $Y_3$  and  $Y_5$ , respectively.

30 Between the pixel electrode 4 and the common electrode 5 there is formed an electrostatic capacitance (hereinafter referred to as a pixel capacitance) C across the liquid crystal. Accordingly, the pixel voltages fed to the pixel electrodes 4 via the TFTs 3 are charged in the pixel capacitance C. When the gate control signal  $V_{YA}$  goes down to the L logic, the TFTs 3 connected to the gate line  $Y_1$  are all turned OFF. During the interval between the turning-OFF of the TFTs 3 and the commencement of the next pixel scanning on the same gate line  $Y_1$ , the electrical charge stored in the pixel capacitance C gradually leaks and hence decreases but it remains essentially at a level high enough to keep the luminance of pixels of the gate line  $Y_1$ . Fig. 2 Row E shows the pixel voltage that is applied to one pixel and held at such a level. Assuming that the pixel voltage  $V_a$  (see Fig. 2 Row D) is being applied during the H-logic period of the gate control signal  $V_{YA}$ , the voltage that is fed to the pixel electrode 4 slightly drops when the gate control signal  $V_{YA}$  goes down to the L logic, and thereafter the voltage gradually decreases due to a leak current across the liquid crystal until the next scanning begins.

35 For example, in the case of interlaced scanning of the pixel arrays, the pixel voltage  $V_b$  shown in Fig. 2 Row D is fed to any one of the TFTs 3 connected to the gate line  $Y_3$ . That is, in the horizontal scanning period  $t_1, t_2, t_3, \dots$  the gate

control signals  $V_{YA}$ ,  $V_{YB}$ ,  $V_{YC}$ , ... are applied to the gate lines  $Y_1$ ,  $Y_3$ ,  $Y_5$ ,  $Y_7$ , ..., respectively, by which, for each horizontal scanning period, the pixel voltages are fed to the pixel electrodes 4 on the gate line of the current horizontal scanning to provide an image display. Incidentally, the voltages  $V_a$ ,  $V_b$ ,  $V_c$ , ..., which are provided to the respective pixels, are inverted in polarity every frame as shown in Fig. 2 Row D to prevent the application of a DC voltage to the liquid crystal over the long term so as to avoid its degradation.

As described above, the active matrix LCD with TFTs holds, in the pixel capacitance  $C$  between each pixel electrode 4 and the common electrode 5, the voltage immediately prior to the returning of each TFT 3 to the OFF state until the commencement of the next frame, thereby maintaining the luminance of each pixel. Upon application of the pixel voltage to each pixel electrode 4 on one horizontal scanning line, a charging current flows through the pixel capacitance  $C$  between the pixel electrode 4 and the common electrode 5. On the other hand, ITO (Indium Tin Oxide), which is commonly used to form the common electrode 5, is relatively high in resistance as compared with metal electrodes; the passage of the pixel capacitance charging current through the common electrode of a relatively high sheet resistivity causes fluctuations in the common potential, which changes the luminance of each pixel being displayed, leading to the generation of what is called crosstalk. In practice, there exist stray capacitances between the source lines  $X_1$  to  $X_n$  and the common electrode 5 and between the gate lines  $Y_1$  to  $Y_m$  and the common electrodes, and source-drain and gate-drain capacitances of each TFT 3. It is considered, therefore, that the application of the source drive voltage by the source driver and the application of the gate voltage by the gate driver as well as the pixel capacitance charging current for each selected gate line cause ripples in the common potential of the common electrode 5 and all contribute to the generation of crosstalk.

Fig. 2 Row F shows variations in the potential at the common electrode 5. Whenever all the TFTs 3 connected to each of the gate lines  $Y_1$ ,  $Y_2$ ,  $Y_3$ , ... are turned ON by the sequential application thereto of the gate control signals  $V_{YA}$ ,  $V_{YB}$ ,  $V_{YC}$ , ... as shown and, at the same time, the pixel voltages are applied to the source lines  $X_1$ ,  $X_2$ ,  $X_3$ , ... after being inverted in polarity, the common potential  $VC$  goes positive or negative from a reference voltage  $VC_i$  in correspondence with the polarity of each pixel voltage. A voltage  $\Delta V_0$  that appears at the end of the common potential variation affects the luminance of the pixels on the current horizontal scanning line. The voltage  $\Delta V_0$ , in particular, varies corresponding to the accumulated value of the pixel voltages applied to the respective pixel electrodes during one horizontal scanning period, and hence it is not a single potential and is said to be difficult to cancel. This phenomenon is commonly called crosstalk and its solution is proposed in Japanese Patent Application Laid-Open No. 77950/95, for instance. The solution proposed in this prior art application is to suppress the variation of the common potential by a compensating voltage corresponding to the accumulated value of the pixel voltages fed to the pixel electrodes during one horizontal scanning period.

The conventional compensating method involves, however, the use of a large-scale correcting circuit and hence is costly. Further, since this compensating method is one that generates the compensating voltage corresponding to the accumulated value of the pixel voltages and applies the compensating voltage to the LCD panel, no feedback system is used. Hence, this method has a difficulty in adjusting the common potential to the right value without excessive or insufficient compensation.

## SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a simple-structured, low-cost liquid crystal display device equipped with a common potential stabilizing circuit.

Another object of the present invention is to provide a liquid crystal display device with a stabilized common potential which operates in a proper state even if unadjusted.

According to a first aspect of the present invention, an active matrix LCD with TFTs is provided with common potential stabilizing means which detects the potential at the common electrode, applies the detected signal to an inverting input terminal of a differential amplifier to generate a difference signal between the detected potential and a reference voltage, and feeds the difference signal back to the common electrode to suppress potential variations at the common electrode.

According to a second aspect of the present invention, an active matrix LCD with TFTs is provided with common potential stabilizing means which detects a potential variation at the common electrode, inputs the detected signal to a polarity-inverting amplifier and feeds therefrom a phase-inverted signal back to the common electrode to suppress the potential variation at the common electrode.

According to the first and second aspects of the invention, the common potential stabilizing means can be formed by a differential amplifier or inverting amplifier and some other parts, and hence it can be fabricated at low cost.

Further, the common potential stabilizing means is formed by a closed loop (a negative feedback loop) containing the differential amplifier or inverting amplifier, and hence it can be operated in the proper state once it is assembled. Hence, no particular adjustment is needed—this also permits reduction of the manufacturing cost.

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a connection diagram for explaining a prior art;  
 Fig. 2 is a diagram showing waveforms occurring at respective parts in Fig. 1, for explaining the operation of the prior art;  
 Fig. 3 is a connection diagram for explaining the basic configuration of an embodiment of the present invention;  
 Fig. 4 is an equivalent circuit diagram illustrating the Fig. 3 embodiment in a simplified form;  
 Fig. 5 is a diagram showing a waveform obtained by measuring common voltage variations when the present invention was employed;  
 Fig. 6 is a connection diagram for explaining a modified form of the Fig. 3 embodiment;  
 Fig. 7 is a connection diagram for explaining another modified form of the Fig. 3 embodiment;  
 Fig. 8 is an equivalent circuit diagram for explaining the route for intrusion of a disturbance component into the prior art example;  
 Fig. 9 is an equivalent circuit diagram for explaining the principle of operation and effect of the present invention with the aid of a mathematical expression; and  
 Fig. 10 is an equivalent circuit diagram for explaining another embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

- In Fig. 3 there is illustrated an embodiment of the liquid crystal display device according to the present invention. The liquid crystal panel 10 in this embodiment is identical in construction with the liquid crystal panel 10 shown in Fig. 1, but in Fig. 3 only one part of the TFT matrix array in Fig. 1 is shown in association with equivalent circuits of the pixel electrodes and the common electrode. That is, Fig. 3 illustrates an example of the present invention applied to an electrical equivalent circuit of the active matrix LCD panel with the TFTs 3. For brevity sake, the graphic controller 21, the source driver 22, the gate driver 23, the control circuit 24 and the voltage source 25 in Fig. 1 are not shown. The active matrix LCD panel can be expressed by the common electrode 5, the gate lines  $Y_1, Y_2, \dots$ , the source lines  $X_1, X_2, \dots$ . The TFTs 3, the pixel electrodes 4 and the pixel capacitance C formed between each pixel electrode 4 and the common electrode 5.

- Reference numerals 5A, 5B, 5C and 5D denote common voltage supply terminals formed around the perimeter of the common electrode 5. While this embodiment is shown to have a plurality of common voltage supply terminals provided around the perimeter of the common electrode 5 to feed thereto the common voltage to provide therein the common potential distribution as uniformly as possible, a single common voltage supply terminal may also suffice. Of these terminals, the terminal 5D is defined as a common voltage detecting terminal, from which the potential VC of the common electrode 5 is detected. It is preferable that the common voltage detecting terminal 5D be placed as far away as possible from the common voltage supply terminals 5A, 5B and 5C. In this embodiment the four terminals 5A to 5D are each positioned near one of four corners of the rectangular common electrode 5.

- In the present invention, the potential over the display area 5E of the common electrode 5 corresponding to the display area in which the pixel electrodes are arranged is regarded as an equal potential (i.e. the electrical resistance is regarded negligibly small) and the resistances of the common electrode 5 from the common electrode display area 5E to the terminals 5A to 5D at the perimeter of the common electrode 5 will hereinafter be identified equivalently as R1, R2, R3 and Rf, respectively. In the following description the common potential VC of the common electrode 5 will be defined as indicating the potential in the display area 5E of the common electrode 5 and the common potential that is detected at the terminal 5D through the resistance Rf will be represented by VCf.

- In the illustrated embodiment the detection signal VCf, obtained by detecting the potential VC of the common electrode 5, is applied to an inverting input terminal of a differential amplifier 6. A fixed voltage VCI is fed from a reference voltage source 7 to a non-inverting input terminal of the differential amplifier 6, the output terminal of the differential amplifier 6 is connected to the plurality of voltage supply terminals 5A, 5B and 5C, and a differential output voltage VCo between the detection signal VCf and the fixed voltage VCI is provided as a set common potential to the common electrode 5. The differential amplifier 6 forms a negative feedback circuit together with the equivalent resistances R1, R2, R3 and Rf and forms a common potential stabilizing means in combination with the reference voltage source 7. Incidentally, the reference voltage source 7 may be built in the voltage source circuit 25 in Fig. 1.

- Fig. 4 is an equivalent circuit diagram illustrating, in more simplified form, the LCD panel having the common potential stabilizing means connected thereto. Reference numeral 10 denotes generally the LCD panel. A resistor Ri is an equivalent resistor that has a value of a parallel connection of the equivalent resistances R1, R2 and R3 of the common electrode 5 in Fig. 3, and a resistor Rf an equivalent resistance from the common electrode display area 5E to the voltage detecting terminal 5D. These resistors Ri and Rf are interconnected in the display area 5E. Connected to their connection point is one end of a total equivalent stray capacitance 14 inclusive of all pixel capacitances and stray capacitances of all the source and gate lines with respect to the common electrode, which contributes to the common potential variation, and the other end of the equivalent stray capacitance 14 is connected to a terminal 10A. The termi-

nal 10A represents all of the source and gate lines into which disturbance component  $V_n$ , which contributes to the common potential variation, is input.

The resistor  $R_i$  is connected at the other end to a terminal 10B, to which the output terminal of the differential amplifier 6 is connected. The resistor  $R_f$  is connected at the other end to a terminal 10C, from which the detection signal  $VC_f$  to the inverting input terminal of the differential amplifier 6. To the non-inverting input terminal of the differential amplifier 6 is applied the reference voltage  $VC_i$  from the reference voltage source 7. The reference voltage source 7 is configured so that the reference voltage  $VC_i$  can be adjusted to permit the setting of the optimum common voltage in the common electrode 5 from the differential amplifier 6. The differential amplifier 6 amplifies the difference between the input voltages  $VC_f$  and  $VC_i$  by its gain and provides the amplified output as a set common voltage  $VC_o$ , which is negatively fed back to the inverting input terminal of the differential amplifier 6 via the resistors  $R_i$  and  $R_f$ ; hence, the differential amplifier 6 operates so that the input voltage  $VC_f$  will ultimately become nearly equal to the reference voltage  $VC_i$ .

With the configuration described above, assuming that, for example, a positive drive voltage is applied to the source or gate of each TFT 3 mainly via the source or gate lines  $X_1, X_2, \dots$  or  $Y_1, Y_2, \dots$ , a disturbance voltage resulting from the drive voltage is fed to the terminal 10A and a charging current  $I_1$  (see Fig. 4) flows toward the common electrode 5 via the equivalent stray capacitance 14. Since the charging current  $I_1$  raises the set common potential  $VC_o$ , the potential  $VC$  of the common electrode 5 increases and this potential is fed back to the inverting input terminal of the differential amplifier 6 via the resistor  $R_f$ .

When the voltage  $VC_f$  input into the inverting input terminal of the differential amplifier 6 exceeds the reference voltage  $VC_i$ , the output voltage from the differential amplifier 6 changes to a direction in which to go below the voltage  $VC_i$ . This voltage drop is provided via the terminal 10B to the common electrode 5 to keep its potential  $VC$  from increasing.

Where the drive voltage to be applied to the source or gate lines is a negative-going voltage, a discharge current  $I_2$  flows toward the terminal 10A from the common electrode 5 via the equivalent stray capacitance 14. The discharge current  $I_2$  causes the potential  $VC$  of the common electrode 5 to go negative. This voltage is provided as the potential  $VC_f$  to the inverting input terminal of the differential amplifier 6, and when it becomes lower than the reference voltage  $VC_i$ , the output voltage  $VC_o$  from the differential amplifier 6 becomes higher than the reference voltage  $VC_i$ , suppressing a decrease in the potential of the common electrode 5.

As described above, even if the potential  $VC$  of the common electrode 5 goes positive or negative owing to the supply of the pixel voltage, the voltage of a direction in which to cancel the potential variation is output from the differential amplifier 6 to keep the common potential  $VC$  of the common electrode 5 constant, so that the potential variation of the common electrode 5 can be suppressed. In practice, the pixel voltages fed to the source lines  $X_1, X_2, \dots$ , for instance, usually differ and the stray capacitances of the source and gate lines differ according to the position on the common electrode 5. Moreover, the common electrode 5 has a uniform sheet resistance even in the display area 5E. Hence, the common potential  $VC$  varies differently according to the position in the display area of the common electrode 5, but in the present invention such variation components distributed in such a manner are detected as an average variation from the detecting terminal 10D, which can be suppressed by the negative feedback circuit formed by the differential amplifier 6 and the resistors  $R_i$  and  $R_f$  shown in Fig. 4. The negative feedback circuit constitutes the common potential stabilizing means as referred to previously.

In Fig. 5 there is shown waveform data obtained by measuring variations in the potential  $VC=VC_f$  of the common electrode 5 at the terminal 5D (Fig. 3) in the case of driving the LCD according to the present invention while inverting the polarity of the pixel voltage to be fed to each source line upon each selection of one gate line. As depicted in Fig. 5, according to the present invention, the potential  $VC$  of the common electrode 5 changes to the direction corresponding to the polarity of the pixel voltage immediately after the TFTs 3 on one horizontal scanning line are all turned ON, but within a very short time range (about 5  $\mu$ s in the measured example) thereafter the common potential  $VC$  is returned to the initial value of the common voltage (the reference voltage)  $VC_i$ . The reason for which a minute ripple of 5  $\mu$ s developed is that the output current from the differential amplifier 6 was subject to constraints by limitations imposed on parts of the drivers used and on the power source voltage. This ripple could be further suppressed by the application of the present invention based on a design that the differential amplifier has a sufficient current capacity and a sufficient current characteristic. In the LCD according to the present invention, since the common potential  $VC$  is always equal to the reference voltage  $VC_i$ , the voltage  $\Delta V_o$  (Fig. 2 Row F) resulting from the potential variation of the common electrode 5 will not remain the pixel capacitance  $C$  when each TFT 3 goes back to the OFF state. Thus, the luminance of each pixel is determined only by the input pixel voltage and no crosstalk will occur on the horizontal scanning line.

Fig. 6 illustrates a modified form of the Fig. 3 embodiment, in which a current amplifier 8 is connected between the output of the differential amplifier 6 and the LCD panel 10. This configuration enables the negative feedback loop to follow relatively large variations in the common potential as mentioned above with reference to Fig. 5, and hence it permits suppression of the common potential variation.

Fig. 7 illustrates an embodiment of a common potential stabilized LCD according to the second aspect of the present invention. In this embodiment a phase-inverted signal of the disturbance component  $V_n$  from the terminal 10A is applied to the voltage supply terminal 10B of the LCD panel 10 to cancel the potential variation of the common electrode 5. This embodiment utilizes, for example, the configuration of an ordinary inverting amplifier that generates its out-

put signal by inverting the polarity of the input signal about a voltage one-half its power supply voltage; that is, this embodiment employs, as a substitute for the differential amplifier 6 in Fig. 4, a inverting amplifier 9 formed by P-and N-channel FETs that are complementary to each other. The reference voltage  $V_{Ci}$  for the polarity inversion is provided by selecting the power supply voltage of the inverting amplifier 9 to be twice larger than the required reference voltage  $V_{Ci}$ .

That is, the differential amplifier 6 in Fig. 6 operates on the reference voltage  $V_{Ci}$ , whereas in Fig. 7 the voltage  $2V_{Ci}$  is provided as the power supply voltage to invert the waveform of the detected variation component with reference to the voltage  $V_{Ci}$  and the inverted component is fed as the set common voltage  $V_{Co}$  to the voltage supply terminal 10B. As a result, the variation component of the common potential can be suppressed as is the case with the Fig. 6. Hence, the inverting amplifier 9, which is connected between the voltage supply terminal 10B and the voltage detecting terminal 10C and forms part of the feedback loop, constitutes common potential stabilizing means. Incidentally, when the inverting amplifier 9 is formed by FETs of different ON-resistance characteristics, a power supply voltage corresponding to their ON-resistance ratio needs only to be supplied to the amplifier 9.

Thus, according to this embodiment, it is possible to employ a configuration which takes out the potential variation signal  $V_{Cf}$  of the common electrode 5 from the terminal 10C, amplifies the potential variation signal  $V_{Cf}$  by the inverting amplifier 9 in the opposite polarity and provides the amplified output as the set common voltage  $V_{Co}$  to the terminal 10B via a phase adjustment circuit 15 and the current amplifier 8.

This embodiment is shown to have the current amplifier 8 at the output side of the inverting amplifier 9, but when the amplifier 9 has a sufficiently large current output capacity, the current amplifier 8 need not always be used. The phase adjustment circuit 15 is a speed-up circuit for the current amplifier 8 and is not always necessary. The phase adjustment circuit 15 may be applied to the Fig. 6 example as well.

With the configuration of Fig. 7, since the disturbance component  $V_n$  to be fed to the terminal 10A of the LCD panel 10 is applied to the terminal 10B thereof after being amplified by the inverting amplifier 9 in the opposite polarity, the phase of the signal fed to the terminal 10B is  $180^\circ$  out of phase with the signal that is output from the terminal 10C. As a result, when the potential  $V_C$  of the common electrode 5 is about to, for example, increase owing to the disturbance component  $V_n$  fed from the terminal 10A, the voltage increase signal is inverted in polarity and then fed back to the terminal 10A of the LCD panel 10, so that this polarity-inverted signal is applied via the terminal 10B to the common electrode 5. Accordingly, the disturbance component  $V_n$  input via the terminal 10A is cancelled by the signal that is fed via the terminal 10B.

Next, the principle of operation for stabilizing the common potential in the LCD of the present invention will be described using mathematical expressions. Fig. 8 is an equivalent circuit diagram showing the route for intrusion of the disturbance component  $V_n$  into the common electrode 5 in the prior art. In the route of intrusion of the disturbance component  $V_n$ , the potential  $V_C$  of the common electrode 5 is given by the following equation:

$$V_C = V_{Ci} / (1/S \cdot C) / (R_i + 1/S \cdot C) + V_n \cdot R_i / (R_i + 1/S \cdot C) \quad (1)$$

$$= (V_{Ci} + V_n \cdot S \cdot C \cdot R_i) / (1 + S \cdot C \cdot R_i)$$

where  $S$  represents a Laplace transformation. Eq. (1) shows that the common potential  $V_C$  is affected by the disturbance component  $V_n$ .

In contrast to this, letting the voltages at respective parts of the LCD of the present invention be identified by the same reference characters as in the Fig. 4 example and letting the current flowing through the equivalent resistors  $R_i$  and  $R_f$  be represented by  $I_c$  and  $I_f$ , respectively, and the current flowing through the terminal 10A due to the disturbance component  $V_n$  by  $I_n$ . The potential  $V_C$  of the common electrode 5 can be calculated as described below.

Assuming that the input resistance of the differential amplifier 6 is sufficiently large,

$$I_n + I_c = I_f = 0$$

by Kirchhoff's law.

This can also be written as follows:

$$(V_n - V_C) / (1/S \cdot C) + (V_{Co} - V_C) / R_i = 0 \quad (2)$$

$$(V_n \cdot S \cdot C \cdot R_i - V_C \cdot S \cdot C \cdot R_i) + V_{Co} - V_C = 0$$

$$V_C \cdot (1 + S \cdot C \cdot R_i) - V_n \cdot S \cdot C \cdot R_i = V_{Co}$$

Letting the gain of the amplifier 6 be represented by  $G_a$ , the following equation can be obtained from the input/output relationship.

$$V_{Ci} + (V_{Ci} - V_C) \cdot G_a = V_{Co} \quad (3)$$

$$VC_i \cdot (1+Ga) - VC \cdot Ga = VCo$$

Calculated from Eqs. (2) and (3), the potential VC is given by the following equation:

$$VC \cdot (1+S \cdot C \cdot Ri) - Vn \cdot S \cdot C \cdot Ri = VC_i \cdot (1+Ga) - VC \cdot Ga \quad (4)$$

$$VC \cdot (1+S \cdot C \cdot Ri + Ga) = VC_i \cdot (1+Ga) + Vn \cdot S \cdot C \cdot Ri$$

$$VC = (VC_i \cdot (1+Ga) + Vn \cdot S \cdot C \cdot Ri) / (1+S \cdot C \cdot Ri + Ga)$$

Now, assuming that the gain Ga of the differential amplifier 6 is sufficiently larger than unity,  $1+Ga=Ga$ , so that Eq. (4) becomes as follows:

$$VC = (VC_i \cdot Ga + Vn \cdot S \cdot C \cdot Ri) / (Ga + S \cdot C \cdot Ri) \quad (5)$$

$$= (VC_i + Vn \cdot S \cdot C \cdot Ri / Ga) / (1 + S \cdot C \cdot Ri / Ga)$$

Comparison of Eqs. (5) and (1) reveals that the part  $C \cdot Ri$  in Eq. (1) representing the disturbance component Vn of the common potential VC is changed to  $C \cdot Ri / Ga$  in Eq. (5).

Hence, according to the present invention, the equivalent resistance Ri of the lead wire, for instance, can be compensated by the amplifier 6 to a reciprocal multiple of its gain Ga (In the case of using an ordinary operational amplifier, its gain Ga usually takes a value exceeding tens of thousands). Further, it can be seen that also in the case of considering the equivalent resistance Ri as a time constant, the capability of responding to the disturbance can be extremely improved. The reference voltage VCi has been described to be a DC voltage, but even if it is a rectangular wave as in a common voltage inverting drive scheme, the difference is only that the reference voltage VCi is processed as a step response  $VC_i/S$ , and a similar mathematical expansion is possible. In other words, the present invention can be applied independently of the waveform of the reference voltage VCi.

While the embodiment of Figs. 3 and 4 according to the first aspect of the present invention has been described to apply the DC voltage as the common voltage VC to drive the LCD, the common voltage inverting drive scheme may sometimes be used as an ordinary LCD drive method with the view to reducing the required amplitude of the source signal as disclosed in, for example, Japanese Patent Application Laid-Open No. 4213/91. In such an instance, the common electrode 5 is supplied with a rectangular common voltage whose potential is inverted with a predetermined voltage width about a reference bias voltage every horizontal scanning period. The present invention described previously in respect of Figs. 3 and 4 may be applied to such a common voltage inverting drive scheme.

In such a case, a rectangular voltage source 17 is used as the reference voltage source as shown in Fig. 10 which corresponds to Fig. 4. For example, in the case where the example of the drive method shown in Fig. 2 Row D is a line-by-line alternate drive scheme, a rectangular voltage, which is inverted with a predetermined voltage width about the reference bias voltage VCi upon each application of the horizontal scanning synchronizing signal Hsyn, is applied from the control signal 34 in Fig. 1 to the non-inverting input terminal of the differential amplifier 6 in synchronization with the horizontal scanning synchronizing signal Hsyn. Consequently, the negative feedback loop, inclusive of the differential amplifier 6, suppresses variation components of the common voltage VC in high- and low-level periods of the rectangular voltage, respectively, so that the voltage VC becomes equal to the high and low levels of those periods that are used as reference voltages. In the example of Fig. 10, the reference bias voltage for the rectangular voltage, that is, its average voltage, and the voltage width about which potential inverts are adjustable independently of one another. Such a rectangular voltage source 17 can be built in the voltage source 25 shown in Fig. 1, for instance.

As described above, according to the present invention, the control loop for stabilizing the potential of the common electrode 5 of the LCD device can be implemented in a simple configuration only by using either the differential amplifier 6 or inverting amplifier 9, and hence it is low-cost. Moreover, since automatic control is effected by the closed loop, the LCD device can be operated in the proper state once it is assembled. Therefore, it is possible to offer a crosstalk-free liquid crystal display that does not involve any adjustment and hence is labor-saving. Besides, the present invention has the advantage of providing a crosstalk-free liquid crystal display with a large display screen.

It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.

## Claims

1. A matrix active liquid crystal display device which has TFTs arranged in matrix form as switching elements, comprising:

a common substrate coated almost all over the inner surface thereof with a common electrode and having a voltage detecting terminal and at least one voltage supply terminal disposed apart around the perimeter of said

common electrode;

an array substrate disposed opposite said common electrode with liquid crystal sealed therebetween, said array substrate having formed thereon said TFT arranged in matrix form, pixel electrodes each connected to one of said TFTs, source lines each connected to one of columns of said TFTs and gate lines each connected to one of rows of said TFTs;

a reference voltage source for generating a predetermined reference common voltage; and

a differential amplifier which has an inverting input terminal connected to said voltage detecting terminal and a non-inverting input terminal connected to said reference voltage source, amplifies the difference between said reference common voltage and the detected voltage from said voltage detecting terminal and provides the amplified output as a set common voltage to said voltage supply terminal, thereby forming common potential stabilizing means for a feedback loop.

2. A matrix active liquid crystal display device which has TFTs arranged in matrix form as switching elements, comprising:

a common substrate coated almost all over the inner surface thereof with a common electrode and having a voltage detecting terminal and at least one voltage supply terminal disposed apart around the perimeter of said common electrode;

an array substrate disposed opposite said common electrode with liquid crystal sealed therebetween, said array substrate having formed thereon said TFT arranged in matrix form, pixel electrodes each connected to one of said TFTs, source lines each connected to one of columns of said TFTs and gate lines each connected to one of rows of said TFTs;


a reference voltage source for generating a reference common voltage higher than a predetermined reference common voltage by a predetermined multiple; and

an inverting amplifier which is supplied with said reference voltage as a power supply voltage, inverts the detected voltage from said voltage detecting terminal about said reference common voltage and provides the inverted output as a set common voltage to said voltage supply terminal, thereby forming common potential stabilizing means.

3. The display device of claim 1 or 2, wherein a plurality of said voltage supply terminals are disposed apart around the perimeter of said common electrode and are each supplied with said set common voltage.
4. The display device of claim 3, wherein said common electrode is substantially square in shape, said voltage supply terminals are positioned near three corners of said common electrode and said voltage detecting terminal near the remaining corner.
5. The display device of claim 1 or 2, further comprising a current amplifier connected between the output of said common potential stabilizing means and said voltage supply terminal, said set common voltage being provided via said current amplifier to said voltage supply terminal.
6. The display device of claim 1 or 2, wherein said reference voltage source generates said reference voltage in DC form.
7. The display device of claim 1, wherein said reference voltage source generates a variable DC reference voltage.
8. The display device of claim 2, wherein the DC power supply voltage of said inverting amplifier is so set as to obtain the optimum common potential.
9. The display device of claim 1, wherein said reference voltage source generates said reference voltage in the form of a rectangular wave.
10. The display device of claim 9, wherein said reference voltage source is capable of changing the amplitude and mean voltage value of said rectangular wave independently of each other.



# PRIOR ART FIG. 1



PRIOR ART  
FIG.2






FIG.3



**FIG.4**



**FIG.5**




FIG.6




FIG.7




FIG.8




FIG.9





FIG.10





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 97 10 1547

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	PATENT ABSTRACTS OF JAPAN vol. 016, no. 520 (P-1444), 26 October 1992 & JP 04 191821 A (SHARP CORP), 10 July 1992,	1-3	G09G3/36
Y	* abstract *	5,6,9	
A	* figure 3 *	4	
Y	EP 0 606 763 A (SHARP KK) 20 July 1994 * claims 1-3; figures 1,2 * * column 6, line 28 - column 7, line 3 *	5,6,9	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			G09G
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 26 May 1997	Examiner Amian, D
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediary document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  * : member of the same patent family, corresponding document</p>			

EPO FORM 1503 Q1.2 (P0401)

**THIS PAGE BLANK (USPTO)**



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☐ **FADED TEXT OR DRAWING**

☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☐ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**